Implementation of a 2-d 8x8 Idct on the Reconfigurable Montium Core
نویسندگان
چکیده
This paper describes the mapping of a two-dimensional inverse discrete cosine transform (2-D IDCT) onto a wordlevel reconfigurable Montium R © processor. This shows that the IDCT is mapped onto the Montium tile processor (TP) with reasonable effort and presents performance numbers in terms of energy consumption, speed and silicon costs. The Montium results are compared with the IDCT implementation on three other architectures: TI DSP, ASIC and ARM.
منابع مشابه
Design of an 8 Points 1-D IDCT of the Emerging HEVC Video Coding Standard
This work presents the design implementation of a 8points 1-D IDCT used in the emerging video coding standard HEVC – High Efficiency Video Coding. The 8-points 1-D IDCT is used in the 8x8 2-D IDCT of the HEVC standard. The IDCT is performed by the video encoder and decoder as well. The hardware design implementation was done in order to enable real time video coding processing. The architecture...
متن کاملSoftware Defined Radio and Heterogeneous Reconfigurable Hardware
Mobile wireless terminals tend to become multi-mode wireless communication devices. Furthermore, these devices become adaptive. Heterogeneous reconfigurable hardware provides the flexibility, performance and efficiency to enable the implementation of these devices. The implementation of an WCDMA and an OFDM receiver in the same coarse-grained reconfigurable MONTIUM processor is discussed. Keywo...
متن کاملSystematic Approach of Fixed Point 8x8 IDCT and DCT Design and Implementation
MPEG has recently issued a CFP for voluntary fixed point 8x8 IDCT and DCT standards to ease the effort that is needed to implement the IDCT and DCT, and also to help ensure that decoders are implemented in conformance with the MPEG standard. This paper is conclusion and extension of our previous proposal responding to the CFP. A systematic approach of fixed point 8x8 IDCT and DCT design and imp...
متن کاملAn 8-Point IDCT Computing Resource Implemented on a TriMedia/CPU64 Reconfigurable Functional Unit
This paper presents the implementation of an 8-point Inverse Discrete Cosine Transform (IDCT) computing resource on a TriMedia/CPU64 FPGA-based Reconfigurable Functional Unit (RFU). TriMedia/CPU64 is a 64-bit 5 issue-slot VLIW processor launching a long instruction every clock cycle. The RFU consists mainly of an FPGA core, and is embedded into the TriMedia as any other hardwired functional uni...
متن کاملIEEE-Compliant IDCT on FPGA-Augmented TriMedia
This paper presents a TriMedia processor extended with an IDCT reconfigurable design, and assesses the performance gain such an extension has when performing MPEG-2 decoding. We first propose the skeleton of an extension of the TriMedia architecture, which consists of a Field-Programmable Gate Array (FPGA)-based Reconfigurable Functional Unit (RFU), a Configuration Unit managing the reconfigura...
متن کامل